

10-16-00. EK287384616US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Docket No. AUS9-2000-0390-US1

Assistant Commissioner for Patents Washington, D.C. 20231 Sir:

Transmitted herewith for filing is the patent application of Inventor(s):

Tam D. Bui, Chetan Mehta, Keng-Hiup Ng, Jayeshkumar M. Patel, Amir Simon and Kiet Anh Tran

For: A METHOD OF SYNCHRONIZING MULTIPLE NETWORKS USING PERMANENT ADDRESSING SCHEME

Enclosed are also:

Pages of Specification including an Abstract 12

 $\frac{X}{X}$ $\frac{X}{X}$ 4 Pages of Claims

3 Sheet(s) of Drawings

A Declaration and Power of Attorney

Form PTO 1595 and assignment of the invention to IBM Corporation

CLAIMS AS FILED

FOR	Number Filed		Number Extra	r	Rate		Basic Fee (\$710)
Total Claims	24	-20 =	4	X	\$ 18	=	\$ 72.00
Independent Claims	3	-3 =	0	X	\$ 80	=	\$ 00.00
Multiple Dependent Claims	0			X	\$270	=	\$ 00.00
			F	Fotal F	iling Fee	=	\$ 782.00

Please charge \$782.00 to IBM Corporation, Deposit Account No. 09-0447.

The Commissioner is hereby authorized to charge payment of the following fees associated with the communication or credit any over payment to IBM Corporation, Deposit Account No. 09-0447. A duplicate copy of this sheet is enclosed.

 \mathbf{X} Any additional filing fees required under 37CFR § 1.16.

Any patent application processing fees under 37CFR § 1.17.

Respectfully,

Mark E. McBurney

Reg. No. 33,114

Intellectual Property Law Dept.

IBM Corporation

11400 Burnet Road 4054

Austin, Texas 75758

Telephone: (512) 823-1003

10

15

20

Docket No. AUS9-2000-0390-US1

A METHOD OF SYNCHRONIZING MULTIPLE NETWORKS USING PERMANENT ADDRESSING SCHEME

BACKGROUND OF THE INVENTION

1. Technical Field:

The present invention relates to the field of computer software and, more particular, to management of devices, node, and/or expansion tower addresses within a data processing system.

2. Description of Related Art:

Many computers that are used as servers, such as, for example, as a server to host web pages, are multi-processor, multi-bus systems. These computers are capable of handling several tasks at once and performing each task very rapidly. These computers may also contain numerous input and output devices which are contained in input/output (I/O) drawers. Each I/O drawer may contain, for example, up to 14 PCI adapters to allow devices, such as, for example, CDROMS, disk drives, and network adapters, to be connected to the computer.

These I/O drawers are typically physically separated

25 from the processors and memory components of the computer
and are powered from a separate power supply. The I/O
drawers and their components are connected to the main
computer using varying types of cables, such as, for
example, system power control network (SPCN) cables and

30 remote input/output (RIO) network cables which allow the
I/O devices contained within the I/O drawers to function
with the remainder of the computer as if they were on the

system bus even if these devices are up to approximately fifteen feet away from the main computer.

One problem with using two or more physical networks, such as the SPCN and RIO networks mentioned above, is that each network assigns its own unique address to each I/O drawer. This may not seem like a major problem on the surface, but, when an error occurs, it becomes difficult for a user to identify the correct drawer(s) and/or device(s) for replacement without physically checking the RIO network connection or the SPCN network connection. Since, many of computers of this type may contain hundreds of I/O devices, finding the offending drawer(s) and/or device(s) in this manner can become quite time consuming and tedious. Therefore, it would be desirable to have a method and system for synchronizing the two different physical network addresses such that the SPCN network and the RIO network use identical addresses to identify the same I/O drawer or node and also, the devices in that drawer.

5

10

15

SUMMARY OF THE INVENTION

5 The present invention provides, a method, system, and apparatus for synchronizing device, node, and drawer addresses between two networks within a data processing system. In one embodiment, a service processor assigns a plurality of SPCN addresses to each of a plurality of 10 devices in the data processing system. System firmware then determines the RIO addresses corresponding to the plurality of devices. If one of the SPCN addresses is not the same as the RIO address for the corresponding device, node, or drawer, then the service processor 15 reassigns a new SPCN address to the corresponding device, node, or drawer such that the new SPCN address is identical to the RIO address for a corresponding device, node, or drawer.

BRIEF DESCRIPTION OF THE DRAWINGS

5

10

15

20

The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as a preferred mode of use, further objectives and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:

Figure 1 depicts a block diagram of a data processing system in which the present invention may be implemented;

Figure 2 depicts a block diagram of a system for managing a system I/O drawers connected to multiple networks in accordance with the present invention; and

Figure 3 depicts a flowchart illustrating an exemplary method of synchronizing addresses for multiple physical networks in accordance with the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

5

10

15

20

With reference now to the figures, and in particular with reference to Figure 1, a block diagram of a data processing system in which the present invention may be implemented is depicted. Data processing system 100 may be a symmetric multiprocessor (SMP) system including a plurality of processors 101, 102, 103, and 104 connected to system bus 106. For example, data processing system 100 may be an IBM RS/6000, a product of International Business Machines Corporation in Armonk, New York, implemented as a server within a network. Alternatively, a single processor system may be employed. connected to system bus 106 is memory controller/cache 108, which provides an interface to a plurality of local memories 160-163. I/O bus bridge 110 is connected to system bus 106 and provides an interface to I/O bus 112. Memory controller/cache 108 and I/O bus bridge 110 may be integrated as depicted.

An RIO Controller 140 provides an interface between processors 101-104 and local memories 160-163 with I/O 25 drawers 144-150. I/O drawers 144-150 collectively comprise an expansion tower. I/O drawers 144-150 are powered independently from the rest of the data processing system containing the processors 201-204 and memory 160-163. Connection between the I/O drawers 30 144-150 and RIO Controller is made through buses 180-185

as depicted which consist of cables including System

Power Control Network (SPCN), Remote Input Output (RIO) cables, JTAG buses, and operator panel cables. Bus 180 provides a connection between node 0 of RIO Controller 140 and I/O drawer 144 which is in turn connected to I/O 5 Drawer 146 through bus 181. A return bus 182 connects I/O Drawer 146 to node 1 of RIO Controller 140. Similarly, buses 183-185 are used to connect I/O drawer 148 and 150 to nodes 2 and 3 of RIO Controller 140. I/O Drawer 144-150 holds up to 14 PCI I/O adapters. 10 succinct PCI buses are present in each of I/O drawers 144-150. Each of I/O drawers 144-150 provides space for up to four media devices, such as, for example, tape drives, CDROM drives, and diskette drives, and two DASD bays each holding up to six disk drives.

15 A PCI host bridge 130 provides an interface for a PCI bus 131 to connect to I/O bus 112. PCI bus 131 connects PCI host bridge 130 to the service processor mailbox interface and ISA bus access pass-through logic 194 and EADS 132. The ISA bus access pass-through logic 20 194 forwards PCI accesses destined to the PCI/ISA bridge 193. The NV-RAM storage is connected to the ISA bus 196. The Service processor 135 is coupled to the service processor mailbox interface 194 through its local PCI bus Service processor 135 is also connected to processors 101-104 via a plurality of JTAG/I2C buses 134. 25 JTAG/I²C buses **134** are a combination of JTAG/scan busses (see IEEE 1149.1) and Phillips I2C busses. However,

30 SP-ATTN signals of the host processors 101, 102, 103, and

Phillips I2C busses or only JTAG/scan busses. All

alternatively, JTAG/I²C buses **134** may be replaced by only

20

25

Docket No. AUS9-2000-0390-US1

104 are connected together to an interrupt input signal of the service processor. The service processor 135 has its own local memory 191, and has access to the hardware op-panel 190.

Those of ordinary skill in the art will appreciate that the hardware depicted in **Figure 1** may vary. For example, other peripheral devices, such as optical disk drives and the like, also may be used in addition to or in place of the hardware depicted. The depicted example is not meant to imply architectural limitations with respect to the present invention.

With reference now to Figure 2, a block diagram of a system for managing a system I/O drawers connected to multiple networks is depicted in accordance with the present invention. System 200 may be implemented within a data processing system such as, for example, data processing system 100 in Figure 1. As discussed above, a system I/O drawer is a modular component for inserting I/O expansion slots into a data processing system. I/O drawer physically packages several PCI Host Bridges (PHBs) to provide PCI I/O slots for plug-in I/O adapters. System 200 includes four I/O drawers 202-208, such as, for example, I/O drawers 144-150 in Figure 1. However, although depicted with four I/O drawers 202-208, one skilled in the art will recognize that more or fewer I/O drawers may be included than depicted in Figure 2. should also be noted that some of I/O drawers 202-208 may be connected to service processor 201 through RIO networks only, through SPCN buses only, or through both.

30 The RIO Controller through which I/O drawers 202-208

20

25

Docket No. AUS9-2000-0390-US1

would be connected to service processor **201** is not shown for clarity. Also not shown are the various connections between I/O drawers **202-208** with each other.

During the boot process, service processor 201,

5 which may be implemented, for example, as service processor 135 in Figure 1, assigns a unique SPCN ID to each of I/O drawers 202-208 within the system 200 and write this SPCN ID to SPCN config Table 224 in NVRAM 222. Service processor 201 uses the SPCN portion of SPCN & RIO buses 280 to detect and assign unique IDs to I/O drawers 202-208, to control the power logic of the I/O drawers 202-208, and to monitor their environmental sensors such as drawer temperature, fan speed, etc. NVRAM 222 may be implemented as, for example, NVRAM 192 in Figure 1.

Once the SPCN addresses have been created and written to SPCN config table 224, the boot process continues and system firmware 226 reads the SPCN config table 224 information from NVRAM 222. The system firmware 226 then collects the RIO network address for each of I/O drawers 202-208 connected via the RIO network. Firmware 226 will then fill up SPCN Config Table 224 with the RIO network drawer addresses and write the modified SPCN config table to NVRAM 222. drawer address in SPCN config table does not match a respective RIO drawer address, firmware 226 sends mailbox to service processor 201 to assign a new drawer address to any drawer address in the SPCN config table 224 that doe not match with a respective RIO drawer address. Service processor 201 will then assign a new permanent

30 SPCN drawer address to those drawers having an RIO drawer

10

15

20

25

30

Docket No. AUS9-2000-0390-US1

address that does not match the SPCN drawer address.

After this point, both networks will identify the same drawer or node with the same address or location.

Those of ordinary skill in the art will appreciate that the components depicted in **Figure 2** may vary. For example, more or fewer I/O drawers may be utilized than depicted. The depicted example is not meant to imply architectural limitations with respect to the present invention.

With reference now to Figure 3, a flowchart illustrating an exemplary method of synchronizing addresses for multiple physical networks is depicted in accordance with the present invention. Once the system is powered on (step 302), the service processor generates an SPCN configuration table with all the drawers in the system and writes it to the non-volatile random access memory (NVRAM) (step 304). The service processor ensures that each drawer connected via the SPCN network has a unique permanent address (step 306). The data processing system then continues with the system initialization (boot) and system firmware reads the SPCN configuration table information from NVRAM (step 308).

System firmware then collects all of the RIO network addresses for each drawer connected via the RIO network (step 310) and fills up the SPCN configuration table with RIO network drawer addresses (step 312). The firmware then writes the modified SPCN config table to NVRAM (step 314). Next, it is determined whether all I/O drawer addresses match (step 316). If all drawer addresses match between the SPCN network and the RIO network, then the process is completed. If, however, all of the

10

15

20

25

30

Docket No. AUS9-2000-0390-US1

addresses do not match, then the firmware sends a mailbox to the service processor to assign a new drawer address to those I/O drawers whose SPCN address did not match the RIO address (step 318). The service processor then assigns a new permanent SPCN drawer address to the appropriate drawers such that the SPCN address and the RIO address for the corresponding I/O drawer are identical (step 320).

It should be noted that although the present invention has been described primarily with reference to matching addresses for I/O drawers for SPCN and RIO networks, other networks of drawers with two systems accessing the same drawers could be utilized as well. Also, while described primarily with reference to a single expansion tower with four I/O drawers, more or fewer expansion towers and/or I/O drawers may be utilized than described herein.

It is important to note that while the present invention has been described in the context of a fully functioning data processing system, those of ordinary skill in the art will appreciate that the processes of the present invention are capable of being distributed in the form of a computer readable medium of instructions and a variety of forms and that the present invention applies equally regardless of the particular type of signal bearing media actually used to carry out the distribution. Examples of computer readable media include recordable-type media such a floppy disc, a hard disk drive, a RAM, and CD-ROMs and transmission-type media such as digital and analog communications links.

The description of the present invention has been

Docket No. AUS9-2000-0390-US1

presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in 5 the art. The embodiment was chosen and described in order to best explain the principles of the invention, the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.

CLAIMS:

What is claimed is:

5 1. A method of synchronizing device addresses between two networks within a data processing system, the method comprising:

assigning a plurality of first unique addresses to each of a plurality of devices for a first network;

determining a plurality of second unique addresses for each of the plurality of devices for a second network; and

responsive to a determination that one of the plurality of first unique addresses is not identical to a corresponding one of the plurality of second unique addresses, reassigning a new unique address for the corresponding one of the plurality of devices such that the new unique address is identical to the corresponding one of the plurality of second unique addresses.

20

10

15

- 2. The method as recited in claim 1, wherein the device is an input/output drawer.
- 3. The method as recited in claim 1, wherein the device is expansion tower.
 - 4. The method as recited in claim 1, wherein the first unique address corresponds to an SPCN system address.
- 30 5. The method as recited in claim 1, wherein the second unique address corresponds to an RIO system address.

- 6. The method as recited in claim 1, wherein the device is a CD-ROM drive.
- 5 7. The method as recited in claim 1, wherein the device is a DVD ROM drive.
 - 8. The method as recited in claim 1, wherein the device is a hard drive.

10

15

20

25

9. A computer program product in a computer readable media for use in a data processing system for synchronizing device addresses between two networks within a data processing system, the computer program product comprising:

first instructions for assigning a plurality of first unique addresses to each of a plurality of devices for a first network;

second instructions for determining a plurality of second unique addresses for each of the plurality of devices for a second network; and

third instructions, responsive to a determination that one of the plurality of first unique addresses is not identical to a corresponding one of the plurality of second unique addresses, for reassigning a new unique address for the corresponding one of the plurality of devices such that the new unique address is identical to the corresponding one of the plurality of second unique addresses.

30

10. The computer program product as recited in claim 9,

Docket No. AUS9-2000-0390-US1

wherein the device is an input/output drawer.

11. The computer program product as recited in claim 9, wherein the device is expansion tower.

5

- 12. The computer program product as recited in claim 9, wherein the first unique address corresponds to an SPCN system address.
- 10 13. The computer program product as recited in claim 9, wherein the second unique address corresponds to an RIO system address.
- 14. The computer program product as recited in claim 9, wherein the device is a CD-ROM drive.
 - 15. The computer program product as recited in claim 9, wherein the device is a DVD ROM drive.
- 20 16. The computer program product as recited in claim 9, wherein the device is a hard drive.
 - 17. A system for synchronizing device addresses between two networks within a data processing system, the system comprising:

first means for assigning a plurality of first unique addresses to each of a plurality of devices for a first network;

second means for determining a plurality of second unique addresses for each of the plurality of devices for a second network; and

15

25

Docket No. AUS9-2000-0390-US1

third means, responsive to a determination that one of the plurality of first unique addresses is not identical to a corresponding one of the plurality of second unique addresses, for reassigning a new unique address for the corresponding one of the plurality of devices such that the new unique address is identical to the corresponding one of the plurality of second unique addresses.

- 10 18. The system as recited in claim 17, wherein the device is an input/output drawer.
 - 19. The system as recited in claim 17, wherein the device is expansion tower.

20. The system as recited in claim 17, wherein the first unique address corresponds to an SPCN system address.

- 21. The system as recited in claim 17, wherein the 20 second unique address corresponds to an RIO system address.
 - 22. The system as recited in claim 17, wherein the device is a CD-ROM drive.
 - 23. The system as recited in claim 17, wherein the device is a DVD ROM drive.
- 24. The system as recited in claim 17, wherein the 30 device is a hard drive.

ABSTRACT OF THE DISCLOSURE


A METHOD OF SYNCHRONIZING MULTIPLE NETWORKS USING PERMANENT ADDRESSING SCHEME

5

10

15

A method, system, and apparatus for synchronizing device, node, and drawer addresses between two networks within a data processing system is provided. In one embodiment, a service processor assigns a plurality of SPCN addresses to each of a plurality of devices in the data processing system. System firmware then determines the RIO addresses corresponding to the plurality of devices. If one of the SPCN addresses is not the same as the RIO address for the corresponding device, node, or drawer, then the service processor reassigns a new SPCN address to the corresponding device, node, or drawer such that the new SPCN address is identical to the RIO address for a corresponding device, node, or drawer.




100 Data Processing System

Figure 1

AUS9-2000-0390-US1

Sheet 1/3



200 System

Figure 2

AUs9-2000-0390-US1

Sheet 2/3




Figure 3

DECLARATION AND POWER OF ATTORNEY FOR

PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

A METHOD OF SYNCHRONIZING MOLTIPLE NETWORKS USING PERMANENT ADDRESSING SCHEME

the specification of which (check one)

<u>x</u>	is at	tached he:	reto.	
		iled on plication		No

(if applicable)

- I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.
- I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, \$1.56.
- I hereby claim foreign priority benefits under Title 35. United States Code, \$119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):

and was amended on _

Priority Claimed

(Number)

(Country)

(Day/Month/Year)

___ Yes___ No

I hereby claim the benefit under Title 35. United States Code. \$120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35. United States Code, \$112. I acknowledge the duty to disclose information material to the patentability of this application as defined in Title 37. Code of Federal Regulations, \$1.56 which occurred between the filing date of the prior application and the patiental or DCT incornations of this same of the patiental applications of the patiental or DCT incornations. prior application and the national or PCT international filing date of this application:

(Application Serial #) (Filing Date)

(Status)

Page 1 of 3

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

Ochn W. Henderson, Jr., Reg. No. 26,907; Thomas E. Tyson, Reg. No. 28,543; James E. Barksdale, Jr., Reg. No. 24,091; Casimer K. Salys, Reg. No. 28,900; Robert M. Carwell, Reg. No. 29,499; Douglas H. Lefeve, Reg. No. 26,193; Jeffrey S. LaBaw, Reg. No. 31,633; David A. Mims, Jr., Reg. 32,708; Volel Emile, Reg. No. 39,969; Anthony V. England, Reg. No. 35,129; Leslie A. Van Leeuwen, Reg. No. 42,196; Christopher A. Hughes, Reg. No. 26,914; Edward A. Pennington, Reg. No. 32,588; John E. Hoel, Reg. No. 26,279; Joseph C. Redmond, Jr., Reg. No. 18,753; Marilyn S. Dawkins, Reg. No. 31,140; Mark E. McBurney, Reg. No. 33,114; Duke W. Yee, Reg. No. 34,285; Colin P. Cahoon, Reg. No. 38,836; Stephen R. Loe, Reg. No. 43,757; Stephen J. Walder, Jr., Reg. No. 41,534; Charles D. Stepps, Jr., Reg. No. 45,880; and Stephen R. Tkacs, Reg. No. P-46,430. No. P-46,430.

Send correspondence to: Duke W. Yee, Carstens, Yee & Cahoon, LLP, P.O. Box 802334 Dallas Tevas 75380 and direct all telephone calls to Duke W. Yee,

(972) 367-2001	epitone	carrs co	Dune W	. 1557
FULL NAME OF SOLE OR FIRST INVENTOR: Tam D. Bui				
INVENTORS SIGNATURE:	_ DATE:_			
RESIDENCE: 10905 Buckthorn Drive Austin, Texas 78759				
CITIZENSHIP: <u>United States</u>				
POST OFFICE ADDRESS: <u>SAME AS ABOVE</u>				
FULL NAME OF SECOND INVENTOR: Chetan Mehta				
INVENTORS SIGNATURE:	DATE:_			
RESIDENCE: 10101 Treasure Island Drive Austin. Texas 78730				
CITIZENSHIP: <u>United States</u>				
POST OFFICE ADDRESS: SAME AS ABOVE				
FULL NAME OF THIRD INVENTOR: Keng-Hiup No			2 11	•
INVENTORS SIGNATURE:	DATE:_	October	47	<u> 200</u> 0
RESIDENCE: 55 Jalan Batalong 2				
Off Jalan Batalong 2 Off Jalan Kuchaī Lama				

58200 Kuala Lumpur Page 2 of 3

Malaysia

CITIZENSHIP: Malavsie POST OFFICE ADDRESS: SAME AS ABOVE FULL NAME OF FOURTH INVENTOR: Jayeshkumar M. Patel DATE:_ INVENTORS SIGNATURE:__ RESIDENCE: 3504 Katzman Drive Austin, Texas 78728 CITIZENSHIP: United States POST OFFICE ADDRESS: SAME AS ABOVE FULL NAME OF FIFTH INVENTOR: Amir Simon _ DATE:__ INVENTORS SIGNATURE:_ RESIDENCE: 1102 Prairie Ridge Trail
Austin, Texas 78660 CITIZENSHIP: United States POST OFFICE ADDRESS: SAME AS ABOVE FULL NAME OF SIXTH INVENTOR: Kiet Anh Tran ___ DATE:__ INVENTORS SIGNATURE:___

RESIDENCE: 1402 Hunter Ace Way Cedar Park, Texas 78613

CITIZENSHIP: United States

POST OFFICE ADDRESS: SAME AS ABOVE

Page 3 of 3

DECLARATION AND POWER OF ATTORNEY FOR

PATENT APPLICATION

As a below named inventor, I hereby declare that:

 $\,$ My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

A METHOD OF SYNCHRONIZING MULTIPLE NETWORKS USING PERMANENT ADDRESSING SCHEME

the specification of which (check one	2)
\underline{X} is attached hereto.	
was filed onas Application Serial Noand was amended on(if app	licable)
I hereby state that I have reviewed identified specification, including referred to above.	and understand the contents of the above the claims, as amended by any amendment
I acknowledge the duty to disclose patentability of this application in Regulations, §1.56.	e information which is material to the accordance with Title 37, Code of Federal
§119 of any foreign application(s) fo below and have also identified belo	fits under Title 35, United States Code, r patent or inventor's certificate listed w any foreign application for patent or ng date before that of the application on
Prior Foreign Application(s):	Priority Claimed
(Number) (Country)	Yes No (Day/Month/Year)
United States application(s) listed of each of the claims of this applica States application in the manner provunited States Code, §112, I acknowl material to the patentability of this of Federal Regulations, §1.56 which	tle 35, United States Code, §120 of any below and, insofar as the subject matter tion is not disclosed in the prior United rided by the first paragraph of Title 35, edge the duty to disclose information application as defined in Title 37, Code occurred between the filing date of the process of the core of
(Application Serial #) (Filing	Date) (Status)

. / /.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

Oohn W. Henderson, Jr., Reg. No. 26,907; Thomas E. Tyson, Reg. No. 28,543; James H. Barksdale, Jr., Reg. No. 24,091; Casimer K. Salys, Reg. No. 28,900; Robert M. Carwell, Reg. No. 28,499; Douglas H. Lefeve, Reg. No. 26,193; Jeffrey S. LaBaw, Reg. No. 31,633; David A. Mims, Jr., Reg. 32,708; Volel Emile, Reg. No. 39,969; Anthony V. England, Reg. No. 35,129; Leslie A. Van Leeuwen, Reg. No. 42,196; Christopher A. Hughes, Reg. No. 26,914; Edward A. Pennington, Reg. No. 32,588; John E. Hoel, Reg. No. 26,279; Joseph C. Redmond, Jr., Reg. No. 18,753; Marilyn S. Dawkins, Reg. No. 31,140; Mark E. McBurney, Reg. No. 33,114; Duke W. Yee, Reg. No. 34,285; Colin P. Cahoon, Reg. No. 38,836; Stephen R. Loe, Reg. No. 43,757; Stephen J. Walder, Jr., Reg. No. 41,534; Charles D. Stepps, Jr., Reg. No. 45,880; and Stephen R. Tkacs, Reg. No. P-46,430.

Send correspondence to: Duke W. Yee, Carstens, Yee & Cahoon, LLP, P.O. Box 802334, Dallas, Texas 75380 and direct all telephone calls to Duke W. Yee, $(972)\ 367-2001$

FULL NAME OF SOLE OR FIRST INVENTOR: Tam D. Bui

RESIDENCE: 1003 Rutland Drive, #210

Austin, Texas 78758

INVENTORS SIGNATURE:	DATE: 10 2 00
RESIDENCE: 10905 Buckthorn Drive Austin, Texas 78759	' /
CITIZENSHIP: <u>United States</u>	
POST OFFICE ADDRESS: <u>SAME AS ABOVE</u>	
FULL NAME OF SECOND INVENTOR: Chetan Mehta INVENTORS SIGNATURE:	DATE: OCTOBER, 2. 2000
RESIDENCE: 10101 Treasure Island Drive Austin, Texas 78730	
CITIZENSHIP: <u>United States</u>	
POST OFFICE ADDRESS: <u>SAME AS ABOVE</u>	
FULL NAME OF THIRD INVENTOR: Keng-Hiup Ng	
INVENTORS SIGNATURE:	DATE:

CITIZENSHIP: Malaysia

POST OFFICE ADDRESS: SAME AS ABOVE

FULL NAME OF FOURTH INVENTOR: Jayeshkumar M. Patel

INVENTORS SIGNATURE: Joyeshivman M. Patel DATE: October 2, 2000

RESIDENCE: 3904 Katzman Drive

Austin, Texas 78728

CITIZENSHIP: <u>United States</u>

POST OFFICE ADDRESS: SAME AS ABOVE

FULL NAME OF FIFTH INVENTOR: Amir Simon

INVENTORS SIGNATURE: Phum min DATE: October 2 2000

RESIDENCE: 1102 Prairie Ridge Crail

Austin, Texas 78660

CITIZENSHIP: United States

POST OFFICE ADDRESS: SAME AS ABOVE

FULL NAME OF SIXTH INVENTOR Kiet Anh Tran

INVENTORS SIGNATURE: LA RULT DATE: October 2, 2000

RESIDENCE: 1402 Hunter Ace Way

Cedar Park. Texas 78613

CITIZENSHIP: <u>United States</u>

POST OFFICE ADDRESS: SAME AS ABOVE